Reversible FPGA-Based Code Sequence Generator
DOI:
https://doi.org/10.31649/1997-9266-2019-145-4-100-106Keywords:
reverse code sequence generator, excitation function determination method, flexible tracking system, integral chips of hard logic, Altera, Quartus, IntelAbstract
Code sequence generators (CSGs) are widely used in digital systems of radio engineering and communication, computer technology and automation, for storing information and performing arithmetic operations, as well as diagnosing and correcting digital device errors in their control and synchronization circles. Among various types of CSG propagation generators were pseudo-random numbers and generators with constant codes, in which the combination of zeros and units in the bits of the register remains unchanged. A sequence is called pseudorandom, if it looks like a systemic and random, although in fact it was created using a purely deterministic process known as the pseudo-random generator. Such generators are predominantly given some initial values and, with the help of certain algorithms, receive random sequences of codes from it. In this sense, pseudorandom generators can be considered as spreaders of chance. The main disadvantages of these devices include the fact that the offset is performed only to the right, which reduces the functionality.
In this article, an analysis of modern methods for generating code sequence generators and taking into account their shortcomings, the authors proposed a new schematic solution for a reversible code sequence generator, which reduces the required resource of integrated circuits, so that it is constructed on an arbitrary bit register, thus giving an opportunity to form an output a bus of any size without changing the source code at the reverse. The method of determining the excitation function for the n-bit shift register is described, and the example of calculating the 4-bit shift register is provided, which provides a return to the main work of the system. This solution allows creating flexible systems based on standard integrated circuits of hard logic. The result of the simulation of the reverse code sequence generator in the software of the Altera Quartus II CAD with the time charts of the device operation is described.
References
Q. Wang, and S. Yu, C. Guyeux, Design of Digital Chaotic Systems Updated by Random Iterations (SpringerBriefs in Applied Sciences and Technology), Springer, 1st ed. 2018 ed., 124 p., 2018. ISBN: 978-3319735481.
И. Н. Букреев, В. И. Горячев, и Б. М. Мансуров, Микроэлектронные схемы цифровых устройств 4-е изд., перераб. и доп. Москва, Россия: Техносфера, 2009.
Chaofan Yu, Lingli Wang and Xuegong Zhou, “Automatic layout generator for embedded FPGA cores,” in 2011 9th IEEE International Conference on ASIC, Xiamen, 2011, pp. 385-388. https://doi.org/10.1109/ASICON.2011.6157202 .
P. Pfeifer, F. Hosseinzadeh and H. T. Vierhaus, “On comparison of configurable encoders in Xilinx and Altera FPGAs,” 2017 International Conference on Applied Electronics (AE), Pilsen, 2017, pp. 1-4. https://doi.org/10.23919/AE.2017.8053605 .
Y. Ruan, Y. Tang, W. Yao, Z. Wang and S. Xu, “A single chip multi-functional DDS waveform generator based on FPGA with SOPC design flow,” Proceedings of the 10th World Congress on Intelligent Control and Automation, Beijing, 2012, pp. 4206-4210. https://doi.org/10.1109/WCICA.2012.6359183 .
Д. В. Гаврілов, О. В. Осадчук, та О. С. Звягін, Основи комп’ютерного проектування та моделювання РЕА. Частина 1, лабораторний практикум. Вінниця, Україна: ВНТУ, 2015.
Д. В. Гаврілов, О. С. Звягін, О. В. Осадчук, та А. Ю. Савицький. Основи комп’ютерного проектування та моделювання РЕА. Частина 2, лабораторний практикум. Вінниця, Україна: ВНТУ, 2017.
В. Л. Кофанов, О. В. Осадчук, Д. В. Гаврілов. Лабораторний практикум з цифрових пристроїв на основі САПР Quartus II. Вінниця, Україна: УНІВЕРСУМ, 2007.
Cetin Kaya Koc, Cryptographic Engineering, Springer, 2009 ed., 522 p., 2009. ISBN: 978-0387718163.
В. Л. Кофанов, О. В. Осадчук, та Д. В. Гаврілов. Лабораторний практикум з дослідження цифрових пристроїв на основі САПР MAX+PLUS II. Вінниця, Україна: УНІВЕРСУМ, 2006.
Esteban Tlelo-Cuautle, José de Jesús Rangel-Magdaleno, and Luis Gerardo de la Fraga, Engineering Applications of FPGAs: Chaotic Systems, Artificial Neural Networks, Random Number Generators, and Secure Communication Systems, Springer, 1st ed., 222 p., 2016, ISBN: 978-3319341132.
А. Ю. Воловик, Д. В. Гаврілов, А. О. Семенов, М. А. Шутило, та О. П. Червак. Сигнали та процеси в радіотехніці: лабораторний практикум. Вінниця, Україна: ВНТУ, 2015.
Б. В. Басич, Д. В. Гаврілов, О. Е. Бєлов, та Ю. В. Ситай, «Дешифратор семисегментного коду в унітарний,» МКИ H03M 13/00, H03M 7/00. № u201600023, Липень 25, 2016.
Downloads
-
PDF (Українська)
Downloads: 233
Published
How to Cite
Issue
Section
License
Authors who publish with this journal agree to the following terms:
- Authors retain copyright and grant the journal right of first publication.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).